

#### 19 日本国特許庁

### 公開特許公報

①特開昭 51-118393

④公開日 昭51. (1976) 10.18

20特願昭 50-43974 昭50.(1975)4./0 22出額日

審査請求 木晶水

庁内整理番号

7210 57 6426 57

52日本分類

995HO

\$1) Int. C12. HOIL 23/50 HOIL 21194

(全4頁)

特: 許 願 〔24〕 5 L 50 # 4 A 10 3

打折片選擇自動 1 た明の名称 /少 P7 97 79 7

2 卷 明 音 大阪府門資市大学門賣1006番地 (1 6) 拉宁记器座第二块式会社内

(F. p. 3 %)

3 特許出屬人 fi. #:

£. 14

f. 2 %

大阪府門真市大字門實1006番地 (582) 松下心器 蓝素 陈式会社 Υ ↓ 正 12

4 代 要 人 T 571 (E #:

大阪府門真市大字門頁1006番地 松下電器延業株式会社內人

(5971) 弁理士 中 尾 数 男 (255-15) 、 (運動港 温温(2.0458-3111 特許分配)

5 延付書類の目録

(1) の) 紅 K (2)

委 任 状 (3) 网心部本

i9 ì

1、 整 9; 6) 名称

(4)

华诚仁娱覧 2、4 作性采引电影

企成おといけ形異似まりかる思りの配換原を開 たして形むした兄もの 哲学内はと、上紀 尽ものだ **转向成于比付及生成したあるの題が初期と、上配** 切るの前が由上に、全ちがおいは単調なよりだる いるの配根だとをあえたととを発音とする単語な

५ च ० व व व द स्प्

公处叫片多日尼州のおされる半天 不失立人共し、 李 市 代 山 耳 鱼 氏 乡 叶 名 野 山 乡 上 () 便 路 五 全 斯 止 十

十五约5、本是明日单海体及限回路の多型区局 だかいて、たとえば取りな目のポリシリコンと、 お2日のてゃくとの陥の色をむとしてポリシリコ ンの内収化はとションの内弁はによる生型収化し それわせ用いるなによりポリシリコン配のワとて ~ (尼森可との交互係のて~ この新出を切ぐなど、

十、 は 1 配により及及の半耳は気気回路の数 **点方在の一気をよび本見明を必要とするだいたっ** ナ間四点を推奨する。 なり区(4) ドンいて、1だら 短シリコンなびであり、とれを1100℃で丹丘化 して内口化豆2を作る。女に口のようドフェトエ 。ナンタにより、さとえばトランジスキになる茲 4の外収化同をなく。さらに、との貸した部分に (e)のように内1200A 星匠の外板に見るもつける。 とれがゲート放化型である。女に、との上に金金 K ポリンリコンなをつけゲート配とその他の取り 灯の足は刀をポリシリコンのファトエッチングに より作成する山。4がゲート会口をしてのポリン リコン尺であり、るが他の足は形のポリンリコン なてある。女に、ソースかよびドレイン作成用 🦠 化口3をポリンリコンガ4、日チマスクトして ムファライメントによりエッチングして除く。 の母、白) KポイエクKポリンリコンガム、5年

特問昭51-113393(2)

た、口2日に示すようにポリンリコンDBの上の 低回収に取り1 上に欠力1 4 m みをと、このほう ママルと配付で1 2 と ポリンリコンマ 5 だを生し マン、ートをおとす。

以上のようれ上に万年によればボリッリコンワ 6と交互する部分では東2番目の配母 U である 7 へ 5 配母 U 1 2 が新州でもとともにア へ 5 の 所母 C 2 か まー 4 日 で C 2 が 5 か 5 で で Q 2 番目の C 2 で C 2

七とて、本見明に上記ポリンリコン上に毎日取 化質をつける頃にポリンリコン上にオとえば反配 化質をつけ、ポリンリコンの哲問の〈伊子を選び させ、たとえばてんえ、ポリンリコンの更を疑の 断号を生下させると共に、毎日取化師の大数を所 取化取ておよかい、アルミ、ポリンリコン配材だ

間のリークセン。一トを望しく低下させるものである。

以下、本種時の一気路外の鉄Ωを監査ととした 数明十名。本籍明の袋鼠の作成化シいでは取り居 (a) の工場までは従来と同じであるのでに呼ぎる回 的3000AのB放化的20至形成する。 とのと P (a) ドポイようにポリショコンM 5の Q 面に飲化さ れ似化泉20が展送してくられれども、まわりの 現化與2上尺は反対しない。 さんて、ポリンリコ ンカの収別に生長した似化ね20にポリンリコン 日の両側にてなた中間くはみ18~シャウェウに かぶさる。こうしたのち、さらKとのQ化展20 のとからシランの扇を好による低口の紅化製3\_0 もつけると、双3回回ドボナンうド、くほみはパ とんどさくたる。とうした上にてゃくも当りし、 フェトニッチングにより収録40分形成しても円 3 以(1) K 示十上 7 K 中 1 ドエュチピカ ( 5 日 5 5 2+0624.


また、四4個に示すようにポリンリコンの局立 化型20に同國に示すような欠別21があったと してもその上の低日の放化日30でカバーされ、 アルミ尼母な40とショー・するほにたい。又、 毎日の気化四30にある欠別31はポリンリコン の四尺を四20でカバーされる。しただって再収。 化級の欠陥21、31がワった時のみ、ショート 中リータの不具を唱とすが、とればポリンリン の無数化回20あるいけンタンの無分類による医 風の気化回30の母目のむ合ににつてはなにかさ た数写である。


上記可用的にかいては、は1の配はでとしてポリンタコンを用いたが、これはポリンタコンに取るでなく、他の単はなたとえばグルマニクムなみ あいは会成たとえばアルミ・タンクル・タンダスナンおけらればである。このなか、ま1の形のな サ を 化 する 万 を として は 以母 化 に 取る こと かく ブラメー や 低 む 化 佐 中 は は は 母 な 配 化 佐 上 た は ぬ む た と な で な こ い。 ま 1 の 配 口 口 の ひ 化 口 上 に は 成 十 る 色 口 切 で じ ン フン・ シェ び そ の 也 の ン リコン 化 合 ロ


特殊 昭51-178393 (3)

上述のように本発明の半級は異なによれば、は 1 付目の配替せとは2の配替せの交換なで、は2 付目の会議であるすべきの所対を動ぐことができると共に、は1 切の配対と、は2 寸の配材を動ぐ - クヤン・・トをひしく値はするながにな、半点 はは個点の少寸りを大きく同上するものである。

日 1 88 (a) ~ (g) は従来の多り配せ 点 金の半点 年 投 見回路の製金方法の工程所を図、 収 2 88 は 以 1 88 (g) の 受影の拡大断面器であって、 低色 放 化 類 の 欠 ち に 2 3 4 リ シ リ コ ン 配 間 日 と て ル ご 配 類 名 の シ ・ - ト の 例を示す。 な 3 8 (a) ~ (a) は 本 発 別 の 一 突 另 例 の 辛 返 は 立 只 回 路 の 資金 方 法 の 要 路 工 包 所 面 ま、ロイヤはロ3名の四面方在によりポリンリコンピロロトアルに配の口のシ。— トが防止された 外を示すびまるてみる。







### 6 前記以外の発明者および代理人

(2)代理人 住所大阪府門真市大学門並1006番地 松下電器産業株式会社内 丘名(6152) 弁理上要野重者

# Franciation of Fat. Laid-open Pub. Ro. 31-118393

# 1. Titlo of the invention SEMICONDUCTOR DEVICE

3000 = 2.

## 2. Scopo of the Patent Claim

A semiconductor device, characterised by comprising: a first layer of insulating material formed by oxidizing a first interconnection layer comprised of a metal or semiconductor; a second layer of insulating material deposited on said first layer of insulating material; and a second interconnection layer comprised of a metal or semiconductor on said second layer of insulating material.

# 3. Dotailed Description of the Invontion

The present invention related to a semiconductor device in which a multi-layer interconnection is provided and has an object to prevent disconnection, electrical short or the like in a multi-layer interconnection structure.

That 10, the present invention has an object of proventing disconnection of aluminum at an intersection between a polysilicon interconnection layer and an aluminum interconnection layer and also preventing an electrical chort and leakage between these two layers, for example, by using a thermal oxide film of polysilicon and also a low temporature oxide film produced by thermal decomposition of silane as an

insulating layer between a first layer of polynilicon and a second layer of aluminum in a multilayer interconnection of a somiconductor intograted circuit.

T

In the first place, with reference to Fig. 1, an example of a conventional method for manufacturing a memiconductor intograted circuit will be described and the problems which necessitated the propent invention will bo doncribed. Referring to Fig. 1(a), 1 10 on N type Gilleon oubstrate and it in thormally oxidized at 1,100 °C to form a thormal oxide film 2. Then, as thown in (b), for example, that portion of the thermal oxide film which will become a transistor lo removed by photograhing. Furthormore, as shown in (c), a thormal oxide film 3 on the order of approximately 1,200  $\mathbb A$  18 provided in that removed portion. This is a gate oxide film. Then, a polysilisem layer is provided across the entire surface and a gata portion and another first layer of interconnection are formed by photoetching of the polymilicon (d). I is a polysilicon layer as a gate metal and \$ 10 a polybilicon layer of another interconnection. Then, in order to diffuso boron for forming a source and a drain, that portion of the gate oxide film 3 other than the gate portion io removed by etching in a selfalignment meaner using polysilicon layers 4 and 5 as a mask. In this case, as shown in (a), recommen 7 and 8 are formed on both mides of polysilicon layors of and 5 duo to the progress of lateral etching at the cides of the enide films immediately below the polymilic a layers 4 and 5. Since the gate oxide film 1 of

tho gate portion is thin and on the rder of 1,200 h and Bilicon substrate 1 is present immodiately thorobolow, Otching is not carried out effectively so that the recosses 7 are smaller; whereas, since the onide film is thick immediately below the sides of polysilicon layor 5, it is removed significantly no that larger reconned & are formed. Boron is then diffused to form source and drain regions 9 and 10 and to lower the residuity of polysilicon layers 4 and 5. Thereafter, as shown in (f), a low temperature oxide film 11 is formed by thermal decomposition of silene. In this case, however, as described previously, the recesses & on both sides of polycilicon layer 5 are cimilarly roproduced as recesses 18 on the low temperature oxide film il, though the recesses are somewhat roduced in oise. Then, contact windows are opened in this low temperature oxido film 11 and aluminum 18 vapordeposited across the surface, which aluminum is then subjected to photostching to theroby form an intorconnection layer 12 of aluminum. In this instance, because of the recouses 18 on both sides, the aluminum is subjected to side stching, on that, for excepts, a disconnection 13 (sie, should be 19) occurs an shown in (g). In addition, if a defect it is propont in the low temperature enide film 11 on the polycilicen layer 5 ac chown in Fig. 2, the cluminum interconnoction layer 12 bosomes connocted to the polysilicon layer & at this location to thereby produce an electrical chose.

As described above, in accordance with the above-

A34 34 this si las In: Salid size intribing trace

!

i

described method, at a portion of int recetion with the polysilicon layer 5, the s cond interconnection layer 8 aluminum interconnection layer 12 is disconnected and disconnection of aluminum occurs frequently. Furthermore, in the case where there is a defect such as a pin hole in the oxide film 11, an electrical short occurs between the aluminum interconnection layer 12 and the polysilicon layer 6. The probability of a defect of the oxide film 11 being located at an intersection between aluminum and polysilicon increases at increases, thereby lowering the yield of integrated circuit significantly.

Under the circumstances, in accordance with the present invention, prior to the formation of a low temperature enided film on the above-mentioned polysilices, for example, a thermal oxide film is provided on the polysilices to reduce the recesses on both sides of the polysilices, thoroby reducing a disconnection at an interspection between the aluminum and the polysilices and to fill the defects of the low temperature exide film with a thormal exide film, thereby significantly lowering the occurrence of an electrical cheer or leakage between the aluminum and the polysilices.

Exercinatter, a device as an embodiment of the procent invention will be described with reference to the drawings. In manufacturing a device of the propert invention, since there is no difference from the prior art up to step shown in Fig. 1(a), its explanation is comitted. After Fig. 1(c),

oxidation is carried out at 1,100 °C for 13 minutes as shown in Fig. 3(a) to thereby form a thormal oxide film 20 of approximately 3,000 Å on the polysilicon. In this instance, as shown in (a), the surface of polysilicon layer 5 is oxidised so that an exide film 20 grows, but no such growth takes place on the surrounding exide film 2. The exide film 20 which has grown on the surface of polysilicon layer 5 covers the recesses 13 formed on both sides of the polysilicon layer. Thereafter, when a low temperature exide film 30 due to thermal decomposition of silane is formed on the exide film 20, the recesses disappears almost completely as shown in Fig. 3(b). Under the circumstances, even if aluminum is vaporedeposited and an interconnection 40 is formed by photostching, there occurs no side etching and no disconnection occurs as shown in Fig. 3(c).

Moroover, as shown in Fig. 4, oven if a defect 21 were present in the thermal exide film 20 of polycilicen, it is covered by the overlying low temperature exide film 30 so that no electrical short with the aluminum interconnection layer 40 would result. In addition, a defect 31 present in the low temperature exide film 30 is covered by the thermal exide film 30 of polycilicen. Thus, only when the defects 31 and 31 of these two exide films are aligned, a malfunctioning such as an electrical short or leakage takes place; however, its probability is extremely low as compared with the case with a single layer of thermal exide film 20 of polymilicen or of low temperature exide film 30 due to thermal decomposition of

ellane.

In the above-described embodiment, use has been made of polysilicon as the first interconnection layer. However, it is not limited to polysilicon and use may be made of any other Comiconductor, such as gormanium, or a motal, such as aluminum, tantalum, or tungoten. In this caso, as a method for oxidizing the first interconnection layer, it is not limited to thormal oxidation and use may be made of a plasma anode exidation method or an electrolyte anode exidation method. The insulating layer formed on the exide film of the first interconnection layer is not limited to silicon oxide produced by thermal docomposition of silane or any other milicon compounds, and use may be sade of silicen exide deposited by such a method as oputtoring and an oxide layer produced by depositing an oxide of a matal, such as aluminum, tantalum and tungaten. Besides, the Gocond interconnection layer is not limited to aluminum, and uno may be made of a motal, ouch as tungston, or a segiconductor, such de polysilicon.

An doneribed above, in accordance with a comiconductor device of the prepart invention, a disconnection of aluminum, which is a metal for the accordingly, can be provented at an intersection between a first layer of interconnection and the second interconnection layer, and, at the same time, lookage and shorts between the first layer of interconnection and the second layer of interconnection can be significantly reduced, so that the yield of semiconductor integrated circuits can be

FUT UNISPE Z7 193 10: Z4RM SGS THUMBUN LEGAL

enhanced dignificantly.

4. Brief Description of the Drawings

Figs. 1(a)=(g) are cross soctional views during a conventional process for manufacturing a semiconductor integrated circuit having a multilayor interconnection structure;

Pig. 3 is an enlarged cross sectional view of the main portion in Fig. 1(g), illustrating an example of an electrical short between a polysilicon interconnection layer and an aluminum interconnection layer due to a defect in a low temporature oxide film;

Figs. 3(0)=(e) are cross sectional views during a senionductor process of a method for manufacturing a semiconductor integrated circuit according to one ambodiment of the prosont inventions and

Fig. 0 is a cross sectional view phowing an amample in which a short is prevented botween the polysilicon interconnection layer and the aluminum interconnection layer thanks to the manufacturing method of Fig. 3.

- 1: M type silicon substrate
- 2: Thornal ouido film
- 3: Gato enide film
- 4, 5, Folysilicon layor
- 18: Rocesse

1

20: Thermal oxido film

30: Low temperature oxide film due to th rmal decomposition of silane

40: Interconnection